512Mb: 32 Meg x 16, 16 Meg x 32 Mobile SDRAM
READ Operation
Figure 23: Alternating Bank Read Accesses
CLK
T0
tCK
T1
tCL
T2
tCH
T3
T4
T5
T6
T7
T8
CKE
tCKS
tCMS
tCKH
tCMH
Command
ACTIVE
NOP
READ
NOP
ACTIVE
NOP
READ
NOP
ACTIVE
tCMS tCMH
DQM
tA S
tAH
Address
Row
Column m
Row
Column b
1
Row
tA S
tAH
Enable auto precharge
Enable auto precharge
A10
Row
tA S
tAH
Row
Row
BA0, BA1
Bank 0
Bank 0
Bank 3
tAC
tAC
Bank 3
tAC
tAC
Bank 0
tAC
tAC
tOH
tOH
tOH
tOH
tOH
DQ
t L Z
D OUT m
D OUT
m+1
D OUT
m+2
D OUT
m+3
D OUT b
tRCD - bank 0
CL - bank 0
tRP - bank 0
tRCD - bank 0
tRAS - bank 0
tRC - bank 0
tRRD
Note:
tRCD - bank 3
1. For this example, BL = 4 and CL = 2.
CL - bank 3
Don’t Care
Undefined
PDF: 09005aef8459c827
512mb_mobile_sdram_y67m_at.pdf – Rev. B 3/11 EN
53
Micron Technology, Inc. reserves the right to change products or specifications without notice.
? 2011 Micron Technology, Inc. All rights reserved.
相关PDF资料
MT48H8M16LFB4-75 IT:K TR IC SDRAM 128MBIT 133MHZ 54VFBGA
MTC100-JA2-P34 CONTACT INSERT PIN
MX841BE IC CONVERTER WHITE LED 8-SOIC
MXHV9910BTR IC LED DRIVER HIGH BRIGHT 8-SOIC
MXN12FB12F MOTOR BRUSHED DC 12V 2922RPM
MXN13FB08B1 MOTOR BRUSHED DC 8V 4714RPM
N01L63W2AB25I IC SRAM ASYNC 1MBIT ULP 48-BGA
N01L63W3AB25I IC SRAM 1MBIT 3V LP 48-BGA
相关代理商/技术参数